(06 Marks)

(06 Marks)

M.Tech. Degree Examination, December 2010 **Design of VLSI System**

Time: 3 hrs.			Max. Marks:100	
Note: Answer any FIVE full questions.				
1	a. b.	Explain the structured strategies, used to reduce the complexity of design. Explain the design flow of automated layout generation.	(08 Marks) (12 Marks)	
2	a. b. c.	Compare the different VLSI design methods (Cell based, custom design & FPGA) Explain the programmed behavioral synthesis. What are gray cell and black cell? Explain.	.(07 Marks) (07 Marks) (06 Marks)	
3	a.	Explain the valency-4 Manchester carry chain, with a circuit diagram. Give the	ne relevant (10 Marks)	
	b.	equations. Explain the carry look ahead adder. Also, draw the group PG network for 16-bit C	•	
4	a.	Draw the table for radix 4 modified booth encoding values. Design a booth enc booth selector, using this table.	(10 Marks)	
	b. с.	Explain and write the dot diagram for Wallace tree multiplier. Explain the prefix computation, with respect to priority encoder.	(06 Marks) (04 Marks)	
5	а. b . c.	Estimate the delays of 8:256 decoders, using static CMOS gates. Assume decoelectrical effort of H = 10 and that both complement and true inputs are available.	(06 Marks)	
6	a. b. c.		(06 Warks) (04 Marks) obal clock (10 Marks)	
7	a.	Explain the non-recurring engineering costs and recurring costs, in the design eco	nomics. (08 Marks)	
	b. с.	Explain the various levels of logic verification. What is a test bench? How is it used to verify the design?	(08 Marks) (04 Marks)	
8	a.	Explain the following: i) Observability and controllability Explain the following:	(08 Marks)	
	b.	ii) Stuck-At-0 and Stuck-At-1 How is the pseudo random sequence generator used, in the built-in-self-test design	, ,	

* * * *

With a neat diagram, explain the boundary scan architecture.